7860 design English-speaking jobs in Italy

  • Digital Recruiting Week
  • Rignano Flaminio
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Moricone
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Nerola
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Gerano
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Rocca di Papa
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Poli
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Fiano Romano
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • San Vito Romano
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Sant'Angelo Romano
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Tivoli
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Campagnano di Roma
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • San Gregorio Da Sassola
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Nazzano
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Palombara Sabina
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Bracciano
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Guidonia
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Nettuno
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Artena
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Ariccia
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
  • Digital Recruiting Week
  • Marcellina
  • November 15
, test, integration and validation activities Design methodologies based on the reuse of Intellectual ... Suites (Vivado/Quartus) and state-of-the-art design flows Knowledge of Digital Signal Processing for ... Requirements Programming and Scripting Languages: C/C++, TCL, Python, shell-scripts Knowledge of RTL design ... rules, normative procedures and deadlines Responsible for Hardware and Firmware requirements analysis, design ... code (VHDL, Verilog), pre/post synthesis simulations, Static Timing Analysis Knowledge of Model Based design
report non-english
Email me future jobs like these:
next page