[![English Jobs Logo](/public/img/logo100.png "English Jobs Logo") ### ENGLISH JOBS ITALY](/) [post a job](/publish-job) search # 84 python English-speaking jobs in Veneto Include languages [+]sorted by: relevance · [newest](/in/veneto/python?sort=date) ### Note Some links might not work from outside the European Union. Dismiss [### Silicon Photonics Design Engineer](/clickout/3cbbc57dccd323c9?ql=ql&sig=c5de9370be2ebdd7cd4b6b4f6a5da4d22b5f9425&e=n1Wy7YKnxv-MVfUJ07G6kHUkp8l2mlE6JTAvs9X591SlOyG_AQWiaHGP4Zyo5Rl9IX_lP9pcgg2O2wwK3KTI8e33R9sQ3qxE72x9dBUrdUggeLdWChbiaR6jV3-tNGgwuQl3PuZuSEoStuGdTbud3M6EnWDkRgH2vGlKuSnPTFWAkL-DJae6nbspJe-T0dZ_4YPBqNgn4ioQ3iBtldrj9SxauQ9LOESOHAea6MLtzMD5up2iR-sFYvVDFyY1NJgXWiACUs4i9kBhroR4lX2Shyc0Mq1hGKXyIrsfODfWslfxYfGh6Tqi7as-UjJRRG65Iunk9tSOUDN3HgcnLKfDw5vswReEQem4-KOsek56vgU1Wbir_iCK3o-u_KGKtQHMdj4aV3ayvKidWUiIw1YG32jBO3gBb7CFAUm9woR_q4rVonKHQotfVFjwYfan6szzaxqa4DOUI4JavEzeE9sjPO57Sl4Ua6vmap9tnoVez5Xeo5KbM1SN4tqCDaPeSmg23xt_bEW_w-Bni_ZgOIubkk8kqVkyj2ICX9P9c9vbIhtshrr74SUichfscLrwUXOYOVnOzMkYtW7hVkf6Asq81dzAV3TV9clrLfmC1_Et3ZQDiIucm3wgV1hOhlAjl0-VSFUuWXqmxGFyx56I8tweMP75XMUNHQUhJSbYdxRLa-EbTDV6vWjhvhG8UiujBcFobKFycr8Glm6WTFqjQb_YHB9dmSV1XL5uv8E3xiwwsskte3dCHWI4OOaNj8EJif8uJx-QaWw7hHCOrYogwb9PpPKl511NHo6OKPpYimDEVn6tZ9Zu21HnPXW1TpcqCiXOz4yMpUiGxX6KjICNU6x74lMVqHdx2_H8WkI4Ndp2ZmvfLAWCekpM8D9PY343A59U8xL8YbSUBh93ynr3pYTJlthHE2Awh9ebGvO-G588ZpsIia7r9MigonFlGiLeZsccORFNLcuo5TFe34vIux8mfoT9h5bZIfPyJ5C7JuFy75Wh_6YaWga0FD5r9A_sm08DTTke7lmWnXic5A8nZ2ipYAwXWfDjBHhQCEmeLzIB5GjNT347lDED_3aWqzafp7YnVF5bXc9_KiKQyR4BeY8627P3ufEYVlpBoYQna8i90YMAAms3dE8sfbuiKc8ANShpJHNkz1CVmqpNrwAHvD8K7WTnz3F-E1EvM7zxWlZp3O_Co-lv9aAH-8exrjtO7pBK2r2tH4SFn6C3VWuswFG5UAO3fIR7xHUOsB2ZldvAskw79vmdKjiVWQ9hQsfiKL9gtsC_gZqyRgMdMle3mlQh0ogmO31agsqA0en6LHDaI6oySsr1EGnbz4qaaukpIMlJ51olAlFj0OVUVKvBy0Fgy2tZo1Zj1nCN6fu0QEixs87wH-IedvAZGf98nuJyRH22nh19QLZullr6C3tKgemFQvPd8eCA&prev=RQ336789523AD643&p=1&pg=3) * Nokia * Belluno * October 16 with optical and RF simulation tools (Lumerical, HFSS, ADS) and photonic circuit design Proficient in *Python* report probem [### Silicon Photonics Design Engineer](/clickout/e4727117340b53ff?ql=ql&sig=c3fc1535800ab1c5c74f517a04fdac0e6d8413cf&e=qZ9I91jpCxWya5v2fkG6cFFr_m5frC0yZ9ZKT9vtvtosQJjABvpZXGzeGFUvY_SBcN6GuTtr3jtn4FwJmOFbg63N-SYD5cujKgmjKFvzNuurgHn_9zIBdEZ20N68BHtVAOQts_TtJCThIcZ9Aoqb21xlVKHNpEqTVDe4ZSba2LONtHUl0dvzE5i6ZIi8wjtZpJagsZJ1_sbPKZ9orwrXo4656WiHcx0CKSsFE7p0JOZywUvAggWUv10crB-OcdtueDL9J7SXE73TfXWXEUiQ1YOIkWl2MkFUROkn1604YRWRRJ91_lEmvDkhgTos_GrgD7vvnY8AscPd5w5P8myTuWx5mpCFRIpkao2g6Or398Ni9ffUW2nAaqEKWcAOSJB6lDzWLRbU7R4MWf8clti0dqRgqXTLh_NA1HQUVIwp-QjnwLeE7tU1KLbAfxzCHkHyARCMjdIz0i_isxXxaENjaC7k7-dXH8-yt6Ry5lo-IICXC7goZ4GZXMquUBVNEwaQ4QuF-69C0V5BgJdwEerm8BZrWd3ydQZWuxp4Juu0I98AdTIIiBXUJFulM4yikhR7xuMKWEW-E_2rRrzQmsRg2OJU8UmithmbleqfqfSM-36oUZJrGtQkc95U0Bv9ur1beFwp1MWKgzvhgqjtDVxeqDZO3h0cIX5VoLUdBsXcS0rggEMYz2ow6Gm41bc_uJumZ8hgvUjnec5UQapPNN7db3umujc92D80W_2qlAWRW_oiFVufpr0QHh5xMPnz7eS0f4XXBNr2oeNss9y1SWh8tFF-xfA71PeWr-D9O_0WD0qNs9gupEnW_D-f2qO23I8q3yRYBtfhNKL23k1X-b_esmwzGxOFsjEEE6SBB6xTkcqaxZ5viRPgA6gBd2iy2j6JcRuUCXex2hw24z3O4Pr5zqpAcxqjEyBswd-PU_xVs_q2gUeki2lOCWbvL-AceIzvjpNgwqiPpyVM2xyo4wI_enFRWTOxF8IwKn4mObAy5FYX7SQx_JP-1UGlYCEy65swBa49lZRtXr76Vivxwz5H30MTK9GeJVu1_-AN0G4a9O0AvCmy7PZSOOs_Kb5_y1oZeqjjwMkIBxVO2jdeSoWk0YJfx2Xw3ZB7unJ9ZwQiItmAO93XbipHGIv6-bKkP9un5yewm2nxvU3yvEp0m4l0lBO1FtkKOVG5JBeHc3PZ5N7_m6fBH_NUq4K7iUVHxdAqT4ofJ_cUtGozM6Mcm-dMdFZhq7SGCK2s-8m9avCtlOX3CZ_JMm-ZEHjcypSfzdHXeyfNrI1jMjTpZ-Fao6GA-D00xnXtICYtSIZjOUiidfRvQUNLkFEQIyifx8NlmYs99OPs1tOe3oLOAqBkmnr2tCLzkbbvmQeXxd5zCVaSPNlmxZDCyLp_vWPPEdZNZSrC1Frfl_WOqRjTUexVEJJuqSzQPA&prev=RQ336789523AD643&p=2&pg=3) * Nokia * Padua * October 16 with optical and RF simulation tools (Lumerical, HFSS, ADS) and photonic circuit design Proficient in *Python* report probem [### Silicon Photonics Design Engineer](/clickout/8c774c721edd328f?ql=ql&sig=5ec70ba3874b66ed8f7ccec1990ede8eb9c60cc8&e=RNpzWhh2kacg1U1uwkFhcxnDb-z_oT8voNAqfpyOuJINVMFFDj5o_FFPXnwamyU_AqvFOM2uXvDgFR5OtC0CQkJndjSowMaHH5wIcieEIx7f-WYWwQHZz9E-H6m5jQyalLdBSLcLer1ajXjQmMkNs5nKoXMPv8s67RHRUKqldj4X9spi2U3bc47XHlK8jBU20MrSnr5tBgRW4jOPeGuIHcvgxJEmzGGeTseakzYm3dhGEXv8HtzmgBwWoxd5g975RkskzZh2dWqo163JT470frzqyMQAwDr9b3fAd4wZFBY7J_9fQzHAylBzNVSuGGLB0kWwJdBDfghkrlZt-CthsKxtbgPnlmVqo4eeSsR3aUTwGcFqhnnpBouREgjS87Mza6MAUL_BiZTSdM3ZzKT_9Q3bLDkLqq6IFk1V1bBCmkztp_XKmceftqWw0suGSuyL5ov1Dy6pMPbKfiaViV_sf3kp0jFzmUSZhyMs9LzVkmp-IIPWbkuXXD02JmYeCWWLKBqBL5Bs8Z5g_THNzcATBpEMkGPCGnALVZKByJVA78oOGCQmnWVGCDXVueTVLilD7KepqxQByzkT4KMYHpH_SrgF-jm_8pCHSgnlMxDibj5wk88n5FkXJxNfzFRDFpafFy61Ia-6jJEDYmIYodDsMD_p6XJzlpHmKXYIndzZdyBosKOQACvszSJbRaij2io2m2LGFfK2xXURbrqi37oPxkgGchDnwe5k4PO_0-Bxp3ulUoPxQTYC0Y71nHZcDEfyIKUuK0eJZS4_9DGNYtzLQsT6lRXssN6IOls-FrBzGJFWQmZjKGfl2Lj98Ndx38yPbh8E0C8EJiLcuA4o_j6GWz2jJAUfa6VIPsOxvZGAKqXPjIU_7OrK5NMn3TGgK_sHk79iulGxdJztCZPwZU3B9wsnFJtF0n6-LN-tvRK98KeVLUcG6M6wazWdnmZTkwMpyxL1C5YQWFgLVDxchT6Y9709yEjQ7BNtgiUTNMDHiezT8tujU5ccXlVWDvJQ5KV5qp89mHColcRh3GQVF7RmSz9PTKQ9hNVxUYFjYhbx0S6em42pDQZPdbfhg_K3Cby2ortipbGa5WP7zBDqGA3SJQspn55LmSX_XXEKFgxVDIi7L4MB-RhMVWsSGD-wqhUHRThGbLj32qZypAKsPcwn5FOaY4px-IPZHhRHCibI5-ery8sxWjq5Pd8LWTeMGUfUjAZKVO0tl-EJOGaUrmeovJLO99UbNveb-vXhBZ6DmYHpTpgPZFq6IJGrdIcBHSrQUV0s1y8T1ALdutKcigu9zUdA4cgkdzx_NjcLnTz75NXQF1HPurGAPJEBH5IxhVk_tpvhdFqo5uBI9qbv-9dV1rxgZo3aRGuOPS9XJacmxoeIRzA_dmHkE87JJp_iTG5L9T1sTNg1XqfrNFYjkeYFQNw16JB2&prev=RQ336789523AD643&p=3&pg=3) * Nokia * Vicenza * October 16 with optical and RF simulation tools (Lumerical, HFSS, ADS) and photonic circuit design Proficient in *Python* report probem [### Silicon Photonics Design Engineer](/clickout/95f958410842753f?ql=ql&sig=7e19aa39fbd64e51c854032c172e3638d23473d4&e=UJzLSnJnDN125WTBcQ4H6V0Ccj8vCRgiDU9NRDyTwG-enV5iqEaTa8zLzP7xdStVP3hgEkF2r_cNaC45GMotZkZBulh9vNTHyxwzXKpoL6GIvYz1PaCPSZQo5qlGzdCDygIGHbZ6KQsu_4ZWBCaEKYEgthvbq7kIe_bXRGEKNtYUUTdW-mWHy1zYMspl981mqw8vOx9o9CWn8OiXrpCV419B_ahURywRW_7rLLSvOhTIiwovAf0wDcdZTVJ1d0nVuK57itU1y35TM3FJzS1JgRUufhMizB2NRNcl2vggq1SDkJPkjeNFaSrLQYMt7pDpEUgTMXG-VACz60sqFFNBqdk-FFcF8iU08Tb9KvCzSPw8p56YsbdT7BQg8fwTGNVud3ZIuSP4L5l02kIOnOtJeHwHBvtCAh3zKx5toWNs_LPkAxHH7qa-y-26QAcYIC2CZUJYS_4pOwxpdyPk05EqRedO6U1B_CZTEq5Pw6ukL0kLds4_jWzfB2mB1OQpfA1snrpOFb8aKxf1APaBKoaYFgmysSmhnbyPfhoEQz9RR-i0u7KPvMZxZrVW4NWqNS4llq6-R0qKPreYxEZMEpsPFtOvucA63tvRrPULCbT_woHhtz22vLJp-mh9K7AXhep-jrNvCFbDjUKQnsbQUA1Q4YJGmcQ9JDL4Zrsq0f2_ltKwG0vS65j0JbetdHJGR1EN0Rlcti03esc9Hcxu6qED1om7BStFDNSkBGdoExB73yvxgl3n0NqfnWqKhPcmvLAnNlxTCXlQK1KYpYZltqIy9WaDHcl85v16O2XTov9FMuMrvM6RdKgnuOTRyhoE37GR0zlnmQL3XxNHT5DE9G-TmRAWw3zcYKIEHtnZvEFyhjMDznBNav2zQCcj-KeGD5Cfk-KFuU88_o6MRZoI3EpamX18dvE02oL_WNHRUWBrjgeB-iILtwg3pX8ytLevw0swtXF-PXrRk8fLPez5ZwqpL0iKYOeuJrTRlaL_ZmnZLHUTLRnHC4GvbYRKxT0UorIxiTZySOT-U6kRvbgJIrY44y_5Iq3fzFoUYscxkp3d5WQH7fFXSckCKgpmr2bk_7RcM5IrWKQ41gAgz6SIQ9zUelYsG4xPTXYAY-Ouj3Tfz3yFHwPuUnbbEaEGM9hr9f1LngAjsACXcE_QG_3XNekAg3ocemnD7_80msye46MzG6CaekLfGGq2LwRAGmQ-Ylm_YqKv9PyG_Xfrx6KDecjZMxHM4C8RjdfkXpcBBbOv7uT867ko0Vvo3krUdi19ctYv7ILyfqLDGKcI_BwZEOGyjNUWvAGyzOoxxk8kumNHuDyEbtbw-DPAQfGIRIfvznCrnC7FRYOsTT4bIGb6v-WlQG_0rwfR9DTAYZ5M9oS-5iT1GVV-yWvWPNELsSbbmBYkti6inwDY6bmfztJsSH4Ks-QhyU0&prev=RQ336789523AD643&p=4&pg=3) * Nokia * Treviso * October 16 with optical and RF simulation tools (Lumerical, HFSS, ADS) and photonic circuit design Proficient in *Python* report probem [### SoC/FPGA Engineer](/clickout/e3c2d08456417680?ql=ql&sig=db4d16e3e367c36840492005563e3fcdba2f52af&e=EqHuDGzIA7xwXOnUBttXx28H6qPLPDgXOedlYnMMOeJhT19XTwJXeXXuHJzauXmIBlaa1xSQvhumo0NuqVyB2MVSKGl4v1yi0u1JY_-J4Fxbrlx6KyE_p2KUemRW1v92Q2aAVMbjGqT903LB9JWBDlJJKCNuo0LmweiXPAf-7VwJbdH2WMGgjxRvUrMJatzEnJiIVepvF0h_Qf8cQF1evAArvnzbiYizZojxO7rFTYAR5bjzggSzez9Ol00hY1N5vBAAQfsnaCbnBUQP1xJXTC2a7ZvWS3AkW4WVPbtSgoOwlG16DLJNk0rMls5hcHaxX9hD8c_KuZ3utI9MYR7JgDZaVkkf_yGZ4c2O-PzHTatpuDZZuLBp0_cgfmVVX_14A80X9TcQuAF2tY1GrjA5SqjKd4F17FZUqprd75GpJKJDhprG-JnMAy3_RiWtKj7RTszNw3vZ9rXzcjJBudFV1VSUW83Oj3ve1pGZULjH_pRjUuyI_s-fBMW7cgOkRb1iLm6ajEkzYMoFney88ILrLZwgQWPXZijK0rpWVWek5dSpmRlxSHJA4A-7Rvq-ibk-kA_9afDeXtTyczKNEAGPBA3gzxrXew7RMq16HWi25LFNNe22n5NpRSOaC0HgOr6jUu3xggt3NZ4PYCMMyAkAPI-hHF-snxRP8ZjTB4I2gGLDCG6vxLe_bXs-XNA8RdT77XCoLflVjOdSeg7b04AM0ghlbmy9hjtTPkj87jdbqb8qbuPFd0nIoOexq_MtCD6-KS-276ZET1-zTMhLTZTaSgIlut6JjLjFWLxioHOadTE3o2T-FCNkxPZZ-CYfcUd7dUXHIC7LYxU1HSUVTSUHa-KaX_ResUq-GrJt2IV_Tk_H5R4DP-orAVNTQB4i1PfSb4cgdpyA3hmw_Bm8k5l9t6tHlYPpFTaPTJFg0u7Iry9XvA71oBovSPGUTA4LS4GkEZKwXfrtnv4d2hYA8zu-XehMzvTqcs8AXfT6h7N0bSruws_DbCg-c-3jMivoqJY0fSHbs6do1-HtVysCCV7XjzDL9QGGtbdMHUR7j1MqHBLFCjeEf5fDNuAMqGXQ3QcjmUsQzv6f-CKaVWUcHEjUCBQ0gDhfI_KyBY-TEUCU2MCvKtJX9cRsmHedOe4u5kxX7aSuWpc0hO1j2f4mh43HvmCLLwMrHNXYcooNK0XPkplG0S-UxxjjpflgDX80S40jiGYX-E3JrjRX-NeZ6oa3NddtJbk1QqxQVwLLdnssz7Xph5OJ_jZQ2NGvtxvtWUahFtMtQroFNMs2POX4xHpn-C7g7Hh7RlpczmdMw_eG_Eq9AGn8qeG7AtEH4S3PKdeojvbbRD6FbZVLZpYdILxw4zgTPxRO07YFL9XA6KVF5J3l4OigTn7DHvZBgexlUT7yUyczywwt&prev=RQ336789523AD643&p=5&pg=3) * Nokia * Verona * October 16 access to toolchains (Synopsys, Mentor, Cadence) Proficiency in VHDL, Verilog, SystemVerilog; TCL and *Python* report probem [### SoC Physical Design Engineer](/clickout/57f8e33adfbebeaa?ql=ql&sig=52dba6459e99a46e6bdaa00e04cf36b91ac1b62b&e=e5a-pFsl15GH1xlJDX_oNACzIDKJ213fF0rw8CgU0lMHgpLEfWYpqHC0PhXUuSOfB4Kr87Bk0Zcw9Dt_SLKhmrE63_QsNd11P--h2moIr5ygsK_z-0Hsmisk2gU3-Qc5DuG1uvnLmeSnIhF6byprLpdQK8rEUu4yqCIO0rZSLO5nAVF3yC6euFWKj8IcpD0BTm5NFE-DdsHk5q4usHnudoSdfN9-KIgx9kVz3dZJO3LwbSeFWhQcR6G2JRN8-1gOQe_TBY4WdSq0fY5eV0RuD8ng9XXcgqMX3vnUOTgEgG1z9r1QgD5ZACH4COluz-6oYknVzX50aokI4iO597yToDOnDhtF2DfT1QgoKOjTFSIQFplljbN26mtm8d0n-EEtPiAGx6fpAFDTk14By4eZxFzpE0tTtEwVGhSoPfFvlaAFhwwNlhSs-OpWixp9ZXXMvWP-4aU1RR6xJrsMzvLrldvGM8tsmHuviv8Cn2_YhSicoZSfXYQdcqRGG8fyeZ6lEWdG5GK2X0RJ2mXjF2bLH4RHKNzsEcdO4koUDt9pzt6-jkaKZG57i6i00wPWKZaussIgPnPHrELUcO_yKVkx75zGHT0QVqgj7_Rd4Hmucc9abmjz4UI2a4Mz9dod2mdl6M_Z-Bpn0fm8mmdrmeYFG0AxmgFyL8eQPcFQ1QCENpvRgemE2P1ea1ctIV4qd-vX-wMPNoj0LWS_j9QsmLZrjSPnMLRNJ6yy8TcmiVuKCVGWoj-KpH-RXhiHMf3TzuuNJogc34wwcTLiNpjyo0Uc4XKjTXmpL3zzU7PGUTm8sRh59CDEWhdSvzbxRa8JEXSc7-yMynSJZury-maGRChJMWUCbfjSOLvOfBY2CJg_N6ZdMn69qbNGdv6eEPp9ibUaj8RHwMy3uXoKZV3KHR9NTtBCZNaNm6PXkHvUaLJV5hlwQ0zTCGpEWY_zs5dFsHNoGQpRx9N1W-hKKheLMl2gnaa6cBGo2SJUo-DrEulU4ajBYiPKbOh2RnT0p5pU9hOi41t5gxviu-0NfAOpSIMeNWHx5atgH8Jo-EcJSJCP125CZ4m17maU6rl6iwdLnAy-GjxZWJ03cqHAQeM2Qfl_BGSLO5cRDcMfCGKVKMSXbJZOR7QQbKZoc9qSG9zHBfbygUrDj3wxAyjaSXoR7DagmjOvw022CBmU3nLJ9E7EZ5BsstR1brp--iVG1-e6chBPHEUudCes-fey6VZJYuIAf_xCsccgJ7PKI_KKAYJEHo98F9UvlWtaWW_GD_TDWy7UBHo-qfgPolXRxGdvN9ifZ_J6YGsLfV8RSQat7TaldV7voVYW-a3Du0A-RIc2TUbuT-ewfwEoqt4xJOrIwS3OnePQ7n26J_0OrdsrEDxN5iQOkZTGrZ-iWAV0v_fDL_TI-x6-LejgMtbb7xe30Xrz&prev=RQ336789523AD643&p=6&pg=3) * Nokia * Verona * October 16 Fusion Compiler or Innovus, Primetime or equivalent, Calibre, Redhawk Scripting experience in TCL, *Python* report probem [### SoC/FPGA Engineer](/clickout/75eb5e90bfdea176?ql=ql&sig=615b3de4ff05f7fcaad4689082f784d5c2369489&e=6SMrjPYC2fHj3vu85wXtEQavbKX5YOtEPlPPX4c1-OcFc9T9x5kLtrdgnGXEqY4fVVVgVKOOpnSx7t2S7dLqduSIVvInCz0rzMJ5DaKTjpMbWBgxGo97odBnCgZzeA4AbTm9Uy3Xi9dEOTdH5Zv3l1RosUVX7nPa68HyfhLEz6w0DuD9Oboyjnol8MUTl5beBGUG65Kq4G-cwZ4pr0L89K2xTcioypZ9TPVWXA5Jcau3YKBo8A_ho7AOniZGAK91QWMgivwemrdka1JUpXWWNmrNP8SKgavfS_1tz8fkbnmsly9dauWwzbFYM5UFrhKBFw8u0zJyJMEklRbzt79wfavM_4Ovcd1CMqc-a2KQA07CuuOrGON_AfVFAA8Lb7wmr9bc9F_EQ_zcU4HPm7WwcVGMd0XsNyw5fVwbcVXEoCFX_pu6KJkhGKtq48EkO3amZGBnkokymOh5kzqufjE-ZXXZI6z8bVpdDtq2iF6mfa8JhPynO3J5zfsv_tvfYfhBOU9ZNtkOZLb-KwJj-TvAt71Sh5LFURbT-fKfUjbKRfznbOdxr5PbG2wJWpPoN6wtW8SVtZP4aJLOYGI-kU3uwTOKPJ-6OoZ22jI4HJwdAmdlrLYV-epBDTwTThnbw7QSmnY1S1bQQ7NiKqnvIUmSkeOdjb0RoiA1sq3dIatuubQ2nzeRuI4kFv3GT-CR_aDcpmvSSyBydX1CvYcLeTMEWMeefky-7ANx2bpyfttQPe7OGW6gNLKChyxnmfFdaoWCs9vWS_lhaq-s9Hb4NpoGmx1NQQpqjiJYAen6Jezhij1251L-is31e21-l5dan1qpeUUveqrgVfTQX3nZ8peOxreVesdiZoBG3uTCW0bFZEAYh-agE8WYZ9W3k833g1KdoWtWtOSRft15h0mGMHiOW96cv92vwvxaAoTohz_Tvlw6GISrKl5t57oXMBEzEJbmz586A2DyXOXhkr7wqEtvD4L_W6483iBh6kOEyE_AlsApPoMXto-0SQVhWpuQPQiuqLnLxBCzoEOynMxzHfyvxS5jZU3ai2olrv1XVka2F7_jQWHKEE8q0ENIiu2eJ3GVW6iIncuKdNV8pMOHARqCmx3jVjlAzvQqLFq0EA1btostckLaApzQvIbhn_PDsWNjMOMrz1URLti8dhkcXeDMByijEVDfl5AH9LB7jwZfcqbhU2epjFs984zaQjpSBtUHvYNKdyMZMCOuYpq_5dsBwcm9qavxnCLCCowEU3INxo9i2yIx1uNqjuyay27qdHqkIMSM98woHzoTdcVdtbJIHJai5XVqzp3QzM5qOvnFL24O-8lKijbo8d6Y2MVnys2FX3W4gA4z-zTI7RG9aPyew4tN9gDH3GemV_kw_fEe4Fu2UkJAyQLDXbgljHeosjU2NWY_lGeh&prev=RQ336789523AD643&p=7&pg=3) * Nokia * Venice * October 16 access to toolchains (Synopsys, Mentor, Cadence) Proficiency in VHDL, Verilog, SystemVerilog; TCL and *Python* report probem [### SoC Physical Design Engineer](/clickout/9c209bf66f7940be?ql=ql&sig=8b3deac07b9c3cf5a1e27f469b818c5e27b94aa8&e=pmMHP5BJMi6EzRhpXXpwmGA09InRzSWQlWIG9c3U76TAj_TqU7e9V8TtB0_VZnY5fUQFCZIePIbTAIr6miNP2n9dsVhVLetwhE4f0Nu0Oo6A3bayBuEG2WSEEGx0I7rTMuOLFocJ41FgzxY92MRwMku2e2S_-LTd-Rl5L51DPKo_4wVYpVhLD3XKuQb3IjD0zl1jTTfi04fwe2i7G6GM5ShDxPZRqv4wUQus8Pkkri-oW4_aYufoxhmuwq-Scd8WKuBu9YKlqYVmiIDrR2cwJpn1xpKtfkqR68z3cnPkTov4Z-viFxBmr68XMNF6660KFCoI7QYiamOsFOh743ei1DUpkmomnF9z-kSNK_94DjX5JR89keCRBmX3oqo5sdwQFmXF5T732Z2GkCsh2Qo-KrhapLhUsgxs0m-Jx4rMHUDIOczZW65ILZGftD25Np0aOmEi5i1OpCPAq_Ndgz45ndebawXj3JSflv4OSpZDLfSNZFMWdg8LQWO5ZR_o0b1_q0DhfSLCzrjPpzwD0YBhEfE3WaRbL_qAwp3W-KiqT_hN8WBb0CwlSPzgAtAm7aEYevJM_jQEsjqNPiH5-KuTi5AR7iwdeJgVItR9AJX0De2EzSL4wTgCS0i74Moy6OO3Qj-JwFKHkns782XDv2epck04p6TKuSPtkLx7pW454-_Oh9UBR2U-oZC5Kfp8TPWbwp7IMSObK43Pkg_6sO1S5TYz95uy1VGwRY6g0cU_dTLrKX3Wk42ogMoujhKmmHO3NkGKCR3276fkepP0LS1ovBNLb48c2saiqGR_56AYZWSBOJa_V-uvGJY6wGMSftPTISCqDhgEszkuGtOCDMHBFj4-Y1IHZoU1jEHHfB3N4dd8VKZc3kjT3eROADC377Vc0lblzx7-kRPI8qJx6hwVILOmnJqxPY4jmYE7oLu-JkyIq-T_roIbzy8L8_JDvP4PaZOi9iZM-h7gBSls887j0iZoMXagr-VKQmT-oDBQxWQ4Zw3yLzF9jHNqhSonfmqUVZ0Yen0Vvo5QKeuiD9bZMFCdbxYOg4et5hj4kRGfTVvNHHwKcIu0l-htCqZMA1ofsxoKWT9szwLNrFyjUVixFNv9jmgG7X4he-U8Xi1Egz9yyegi1kLQknscer5GY8ZlWJiYiTmEJXJokVxOeBFXVqAeO5xNgr7iAHfLc2Wv0Bq8el_YN3eBy-ldxd595VFE4lNqBrez4CZNKTuxecg68wBEDKc1lkeSnApyqRVKufb1rtQLQAZerfd_0pQyJgmFtpkwwd3GnuzQ9rSMW0cM4_tqusKayZHdHp-klZX0X35le9SsbvkQLjX0CwUu-PMRjLQIB22uttXhgZjb8npR6SpDIDK-bckJ6mRnkFhuSDJXnCV6kyO-Og8kTgLoWujni4zJl6HK5EJGjRpCvWuL&prev=RQ336789523AD643&p=8&pg=3) * Nokia * Venice * October 16 Fusion Compiler or Innovus, Primetime or equivalent, Calibre, Redhawk Scripting experience in TCL, *Python* report probem [### SoC/FPGA Engineer](/clickout/eacbffedcfc539c2?ql=ql&sig=5bc4dd0d94b8f9734b38827187da8dab89584589&e=9kNsNjwfKBnAYefndR2f6DcMuht_zIzJAt5DzUkywMEW44OmIE4ohbqjOyol-KyUM3NGOtz45755KCGgmH-B8p1HWe_hJsDMj4EnJUY6v_hnYLpmKh521Ml-BoYyvroc1VviIBNKA6Lnw0x2ED76qkLj3Wh68ZdflQTogk3OhxRNj1VgM3c9nIaAk6VskR3ZCMh5J3o6wwkzj76GTC6AGFhgXN-52qowa093CO_ac-_FGNm5KkiQ2bvGK9k155LriuIrwwNLP-qBTLktN1efxcYRtQRETOMFy4-S1ufsrWOP-khTI4dLjdOQduFh-2RBL2Np5MoBSgME0YPiedXollJLV8qqkmODs_fDDJnwwXVQez_6K2TjRpczbPezo28PQsOOhemxZ6JQatS3SNucCeCPtCr3r-iOdPcEaD0UqXIL-k9F1Sk0FkGHdVGjsDDroQnweLhmuxe1VwUY6u8Cpk4OvG3edwnMwQ3xnfpbELeJCvoM0Lnv-RCl2ygjXJoCcnul3zvRiEr7ZF3d2DKgcsvAlOXJOICuaNE9KVvzUxgCujeEJ3aa_sCD5nQnG7TkNApzOe3mOZrEUZMqLCVDpFPnd7XhAkJ0y_gCgFMkUncXcqT_dz3fl1jmC2ADLCqtFJbxxapKVoq3LaGhCpj-ik4VzpH-_R65ARBI3IZ46FJytEBAdcpw1GWaloTi-bKqIpbq4BbEpnZdKE2wWFOhnZj7UxHt1r6sw_JHNSRATBt1pn645iHdsyAojgJ210nRySe_Dq4sXYekq1yGpiow_-7R8YWEyRvmKx2MWScns7JRGkw8ot54rH2dufCEav1L3KS9pWYYaGjPkEAgsxOQg8Dw-_LG-5D6MKu_Mmjf1bjyrr02c6qDE2H_5dgtnzVTh3Y2GcGKmFV9V5ZRw4BjRfZNTUTAN_U6ymraLUehIMHLNyY9ExJJEDyHDEXzlW0XDY-RTuYyseVw8i1yabznMnSN9KF8Q2BnDaHl-5PaqGdRjeU-IeQf7XyVibAfUqYXvLYC3zP4-CUNeaicfnOUKxE3fwL2i0teTs8w0icSPjCIhCJGSY30Ifzt3Rwzt3ZcYkXizvCBLnzC29cJPv69tzOHxznKeSzNijDipVH0FoYKFkTeoEEuoD3ZS1kr1HNwMNR-N66LSV9lGAyn8HTCqWYJTEj_LRLlKPLqkE49pzC06nSUFD8NBKIoli0ug0fYbe7jUtByFfTKJCO3-y_S6rIhyWz2Tr_D3eyvjtRFNKQQHpWSFoTBAFXLgpPnjO6CtNHG8bI-1mpj5oGA4jlL11dmq8rz5ZhnFAmRFzyx7QoNNHkmOLbBeU1Tkmxuqek7EIysXtf_rbb9_6Tlupcf_EMbNgNgkIb_mKu1atXIy1hzdhMR6UZPgNK-6SnhImGP86liwcCa&prev=RQ336789523AD643&p=9&pg=3) * Nokia * Rovigo * October 16 access to toolchains (Synopsys, Mentor, Cadence) Proficiency in VHDL, Verilog, SystemVerilog; TCL and *Python* report probem [### SoC Physical Design Engineer](/clickout/c082bb364b575277?ql=ql&sig=e85d0d644ee1748030c7261a1061c4399031db6d&e=K-sH4gxMqliMFS0lSWhzKGi2ONwv9QtQ2LZrSAS9EDxgP5iTjsEjfZSGWPIpHoa27q7hHVBhWSRpR5-a1JSuyo6PRU401XCvWiYR19eEyslSpmmkhAKgQgFyItkVPudmVMJTO5S8fPBbF4Kd4dSZel6ukYmrUlo7fkurQLvqPLPrKyCwGf0NKzcBQp171rZ2quXtwKr0cYXUqlXO9vtU4v4RNwh4iPqKsXcSSkhzkixzTlhAHkgFZWGV1jDixr_9no8Ugdoq-qrRuoO5eTb4gLx8zUOar8VusYynZlwBW1ogierGp1PLfqj7E34CpEuvESvcOvr8LN5yMt96xUWaYiY-FqnUIjTnpk4MWwQXVc9c7MAoU-XdV37kcKDy8yDkTwa7h0LpOeLTBdL5GD5B8B8DbIW5jw7UABo7ZE6On7yg5lr9WEfMAjugiv6t4WZ2bLHSPkLJOhRqSXxjMEh6QleVaAApHb_1-jWt9e2DPicgcDrUkEFNT6OnxK8PZvy9CJDOn_was_IBW9tK2Q04V0SrBwW5J2gCEPKm9bFay-xxUfDt17foSdGb15QZz7QE8s7zdFiq4WSAPYC2Ly8Fk0_5bQiImw1eRYYls6F-9C8m4jV5LCvLGjyuQjsX7Op2ppbpGZX_kYnwqE1TlrNx3Nze-OaL4EPs63AgOVzrlv4YYptMBE_FN1dvlGIzCKpULOacnIJEO4UnnXAmcPgAcBbPAkrruOAVqGVKWlZ4ibc60i1aeUrZUd6spRxnAkf3fAWkyT-eFOLpU8DGKF83fCJkeGefXdAUfTxH87B0ml4yJ-U6cDt2H_eNnB8LLVn0vyBsLI5Wz1g9jwq4ZcgCRth8ilQTHODZDXE_jxLBEpmH3f28A_T6-sjkx5N1ikySrcbl_HTJfB_mMmB6X8ed0SL3Po81HsNz3fSFczPUNOp-L76ze8vSpA8y6OyuHfzc3mrgM7SNr6SJZI3kirbeHwZP_0IdVUf_54J7_IWGr49mueBjUigympoqXcuY38sMD2sWfGHo1_T2IOYOlzg7gilCeKZJBMtkh-SVT-K-Ld2-OJGiy3rbnsXJNcGbFl9Vi5gE8XnEcfxDJn6OQzEnrKJvWj7I5jHw-5iM3IBTSwZRYi0DL9-iubwYRTl83Iv4h5mh3OADBb1nXnVXaBjlciD68g8jB9poXh1GHPBqu7oC2YD9Qqjvd6Smmwo82_J4V8fLaZKs6TMmmGubj_n51MHxtPnZQqeVx3LGh0_ebA_1ltaD0uFgmh54hIGE8u-YXs2PEZqhcpeg6JltPzfHzt07l88MATaaCGeYS48otLxMZwgRYbuhxTZYvF2tsvEzLI9sAPqwiOvTk8DJ2n1jjvbJxZyApLTMFHBQnq4HBDeO0M3ua3HuasDnjwTs4UNynLEnPCvN-iW-g1pQ-mdT&prev=RQ336789523AD643&p=10&pg=3) * Nokia * Rovigo * October 16 Fusion Compiler or Innovus, Primetime or equivalent, Calibre, Redhawk Scripting experience in TCL, *Python* report probem [### SoC/FPGA Engineer](/clickout/da5c0239b5fde02a?ql=ql&sig=604f9cacd5dc52cf8323a613e3aa8e8c28792f70&e=t76dPfYgWbj7BQSsp5S1uVyi_5FfSu810UOi6C_8gXQlfrjxrKEizSC88Lf0O7SSjiO5_4jfMFZrUsbbgt8Jiew-Wk3GTKfpk4XrLqK0RCI_hpQnNkRA6KaQowtqTG3MTjq1ivMMQkkF85KMo7pVzhaShgZB1eWFAvXv6g3RMVn60IpG9gKv5_P-KR5KyFDEsu79jaiEJTzvHGzE1IAblxcNyTOQhhX0hVxvcNlw9Io2axC7dP89XHA-DxuPDObTJK_nU1GBCYTFkLYlBzekdyb6Ovy7v4BvtaVd4C70JMppJbVSytO0JQRgurkZv-s9pzLmNXGkhe8Xp-aNtusXStX8Qx8Foi6ZrQjsAFJqbWL-gtsOF0Xx9d753aO6-DAmgKof1GM9vpz0aeDsU_0b7bZKrs4c3eOmnWKT2ruYe7G_DU-6nKl-nlHCIR3T0MwnctUiVsplnAaX6VM0s_oU3xWRZxoZyKB6qhAckKl9-trjYm6TPClgLSubU4qRdJlR1oSQnQiXFx-hiXeBhOhLiPJT7XXGDntZhaOf82akHDSeTmGqHclOqsYSYDraBmCTlzZu2Wr-5z3a87cjfM8jDS2hcf8zuO3YHw9DHicoiYYUNV3C4Qaf6qgy_i62V7fowsKVF9VWFaWv6Zqwtl0qtjgP06lOGVIkS3FNup7agnM0Z5kQTvt7lowoqxu-x5JP4gxXwVAEo5BB9iI-rKItprsa331kTddfpPbPYmfBTuRWFeMgcrzO0knpTuD89SKq-bIXqwijZW71Hbv6Lv705RJoSLDBejuryLfeHQeX9d1NnRd3VUydFdXQwdq_807YAoH5D77ro2jX-JPwlq6b4K7cfLcfLnbsWo_yeDIZuUcWgw3rQBWfZNNjWJF8PoYFdkNqtOxZNKWvdN--H77nTsn1Q7m5c8tClC7kblmd-sf2jNLCMTBBMDfJiMTlCckZoaCCyNov1rcuSnnxCZG7_XxaUeKCaWnVWjvbDJZwPMV_l48w1wqsapb6Uw-JUQoDIrd1aOJB-Y2WcQ4A4MUCICBnRx7SCWnTqQKXuckZvpmSy90VCdQvuKAvZl4gXM_5ILxvAXxtsfsWwKVNG3IXRU-0TUN1BE0BAzqL_Hdo7tAywKc8rt1Ohxa5073ttkeshfLpil1oqCJXj9Kg7GQOfKxTHOTcqAzFgNskmKB_lL-MhNiUqgYX9Rszt5IvOx6GkPKfUiLRYwsZrsyCWQHGhZFm-S4xBs86GPYGASiB34s55fo4jFhYeN3leP4x8EXP9jxykAkxYDsfRiG0D8HqJupc448oGbfinEQoVOt8LPkQSLZDOUUhkQkEV-oA4nakVSKPbqlMrKfEzmvDHUSa_3JmIk2jO5BWBCPf6i2esQkzFGbCvd4bmn_sxObHcEzeU_dl3ND1mQ&prev=RQ336789523AD643&p=11&pg=3) * Nokia * Belluno * October 16 access to toolchains (Synopsys, Mentor, Cadence) Proficiency in VHDL, Verilog, SystemVerilog; TCL and *Python* report probem [### SoC Physical Design Engineer](/clickout/26e5e9ef56f1f8ae?ql=ql&sig=78682d64fe2c94d60aa2d615a3f94219c0fd9b95&e=GAVJ7Yx-c6zgU7S4KvbY5LkJ_pAxkPfrDSPrptsD3nQjbpQKFU7JFH4d7BaKV76MuluHPM0wIe8BtIS091puWxBC2x_Un5csooXAwrcPCBm0U1Q9VZCkUriDp4RaG_QFnIb9ttTULgA4TMfrvDJF5DKdqKjq5TIG1mqdheBaSHamqsNu7-CZUmaWbK20qlwSlKgP1SrJYOG3Pfxfc8cd8FUdx_JhsP5QvgE8DoDHP2ES2Sjg1pcY7MPsonx8MfMnMtr00xiDwZp1cuXbAb4QDkxTSyf79oeBJnVzdWo_9kGg4W7jOt_IrToJ3vKwLUNKObT-9vyz8_AaNRuS8pDi5zVkuAyMFEpLdFEs5epALb-LkR6NdrFORIXjTqwWLOkTONy5Fmm3ikEMm7I22AWqYnzf_gnv8LDZ25nK8BDDWvZ3lY9UigIk_fQj5bHSbgtbHYtUrdS6ADG85yXdsc3Ha7OPEmgM1pd3cc2d9Zqtfw7Cu7_VuhSpRX7R0uzZE1Lkwr2BsJLij2AGC2VrOiBZ-tuCGXBYNrQ8pcjxqZw4wUCMvawbztCskeCEpDH52Jja9RXanptCOTcBh1EMWGbClOtSSVQwyFzwD7csx5o8Oc2g1gwJ81xtcg1SouciWmA7BMWSaSxr3M64aiii3rodTLI4II0PRHNT6XF0wKDzpRFgR1AnItL1WabDw-ytHg7IxAILUJMF1dBhl6pMM1JvmIiVxYcOYbIS9jMqRPXgDaKEdT6VKX6BmH5rYkHWQGIMfEuJZBA30-t3zRpI51YMiWiRWaly2ymATQEyPnV37lfk22034Ck2oTh95QvWzqNIkSi_IGUM8APEfFBlJNEIaXFjDqBsUWEARQ5yTQM9JlbKLKr2kxdFGl7XZno2SLl3Rzyfzf2Y3grLwQzs2N_ciwSX_MpgftrMpNVvw3YIqmQ_ozSL2MXgs20AV51i3iOM8uXi4ECHlx4LXxykax26ubIUvUgeHt2k8h11BRh2OIlTZc-0NO2SUfcW7eje4A0i1pWu2owLkLWM3RJW2g4Yliplluhagd1Xi29oN50mdTx9RudOuhl69kp335zS-ulzgN1XiDuOanmYoOrutO0SYxH2goI0fJvVc7EYT4x3kMBY-kzc8JnOA6oJdKtJhSdKlLVJDcotbAosYulZDhx4cDHIs40s_5wn59sc4M9J0UiNiaawFSj3JzmUcr5DVY6fjiUQE-kVurQ7n5qQmY6pbJrXeaq3AHFqEFA_lqne5D5L4DBn84TZZjSPJab29oKWB8mhwPw9uH3K7HX5mU4U71R1WqEOsQzEI3nx5evZpaAycP_yGrOw47sBRchkXwKnSwpV8BPTXaJP9hz_72dZ977YTK0yhBQNOTYQcmtQritRae7BTxJF1tF2eMkeeD82EDfdN2oUCV4iVwa5tMe77A&prev=RQ336789523AD643&p=12&pg=3) * Nokia * Belluno * October 16 Fusion Compiler or Innovus, Primetime or equivalent, Calibre, Redhawk Scripting experience in TCL, *Python* report probem [### SoC/FPGA Engineer](/clickout/5048c8639a659230?ql=ql&sig=7a78989f64227082a9a030e2b9a6d62558121ad6&e=WNAVq-DuUrH-UkLfouA8jS6PPQRt3ByT3Ld8ntW8e62pjP2V3Z10A1Y_wLA9pUPsViri_E7ezndIr56kyCCXjPJroc8mzaFR5YQX5ol4j7_uOaLlS2gIlsr8wucU9bVrZRtrNxcY0_ZYLiMLFabu17YJat7V_pbqM7zRPTn4nvFUxL14wjVes1RCsn6nDFGSiY8DRUnzsK4iSnnpGgW2ToYzsJSm65TaxdexVytBL4wRPlzcXAJqMFsR4xMR1QAIvAnwyJ48gg6du9Y9TEtH5B-z2AK46twDpXiEBv9jprpK2T_6cyB3tgUu3fK5QjuGM6dQqTAysfwXwav3T0Od2Ri9FDvRS4IsZF2eSzMEp4JqgecIDcBFMUBm-8A28sv8ywBztIWTEiuEb35AZdvIXPS1UkaNrFpSX4-YL8uG5N-7D9Hg6vSeU0VbE3FDzoh8GSY5RbOx6AeMIHkTlxjNSou9JZag8y2h3wTmbegVxQhbwWD9pDyW4N_rlGBv0fRl1ECNeSaAI0sqcMrvLNf5ReuExe1dZX1_XUyXld17Nnzjy2ucVxb0z2JwmhmVqNw7nO_iPSIXRYTYqzQdlBg4I16xsp6gtlZ4dduFC6BoVSC3m-qaK53N0kqWgst8PT4cLuYlVGh__SF3dZtOQIdnoue7JapTkiobmuB0Oy7PTzeMdJAIJyouRSJ33Fab3p3UwYcJT5Fn1p0KAdnUxNduAqlb_0XW24naMyhnvgV-wRhGkEK93-r7LU8yLNBULiMKGRMVtUhIGrb-mEO13eHPBRzwKeftmzZZP944pAnGgT3bqloemCGM5Lj52GpaniuMEJMSc9E3AY0xCUaZIJrc7o0qDv3F_fMqZGSnVFbefgTkg1GKF79ZhpDf2xvgENiGvqBC1KQl-WcOUIGXlRCRh46RzkGnjcWtd5taLMJkWtGlL2k-ZyqYLJXBu3p-mx6lZ36sRQybN4-XMg1WJFS8LtEyS9m4b8T7TbSa4Igc0vCm7_3j1WcAY96NX880AZ8NIMhjVda_JJUMwjBBlCI7WM4pjK5AXD79IHY6ev_Nfw5RoKeJBpP3FOYrYlhjPjLAAGpYyDxAR0uEQ03uWnwsDG9YBbPuadcUI7lKr9LghvgB-8uEssF_DXWn4VL6RxmXEE6E0CuIbTiOuHpcE3fjwX9dHoyv_Af887fuUQYZg3UI1n2_CM_NLTWVVH_OBlM4Cr0X4CZ3iXcoo5FOyxBmliqQ_eCFOX-0egAGdvAW8lr3BFp8WT47InO2e9nFXQ7zurcH4tuGt3OD9FV2GfATHk9oYK9TSzmMcq2QLyCuhKTNQrk3o5W_YJ_C-TXJNXg_13HRz9t2dd1AkOeO0brIIO7RytBJMrezbK8pJoS5vWBLO1Ht20z9-kY-D7Gv8zaBaVeiEII&prev=RQ336789523AD643&p=13&pg=3) * Nokia * Padua * October 16 access to toolchains (Synopsys, Mentor, Cadence) Proficiency in VHDL, Verilog, SystemVerilog; TCL and *Python* report probem [### SoC Physical Design Engineer](/clickout/a47e496e459d7907?ql=ql&sig=fe3a6ed8c01d19b500b787633fabc143db661a71&e=fbZD0UjJAvri8Ooftla23cNStTWd7-N2j10ZP58YfAuJrqhcnaREqC0Bu-Pjvr9UqEJzsaskKDYN0RTxYeLXXLLqt_4R7NrmvXI141Wc0hfS2thWQPP7NP1nT5aWAhiX6aAeOyIwdifN39eQzfFw2XFw31W-xQZZDDWiWRNGIte8l893IVRHBqf-LOQsVvZEpRJneuLk95mLqUeW3uUThrKL-NC6jZvg89h9CP92d0M6f9qfsq0n3GaCMTu4SC-hGkTDfRloXLfOBvzgpXn5IG4GuqhOhT616ziKBiXVUOetzWwkWgDz7vSr9HGDpeYf8lo6hTBBAQuCnsBYdUu3uHYSRnLLAuf9pXbr8FLrpgjyKTde-f8a3UAV3o1lsBUR-x27hP1ovlJxwrNFq3-sEy8hygWgCIAhZano5oQy1BPt8hcu5-ll27lENO9PoNG0u0QSY6XenPNAwJX35YdWMKMOxt7Ii83KVuBlozw9KZfm-Z77Pz_z0dh8lOE4ZsHjWw7hT3j3NfqTPUi6nqhxhcN07kV78SFkm6k9RM_9E-hrnVyJ_udLR4X9XdWIQBvCdH4uVysArZ_Yz7upG_WvcN2UMi_h0hnnyqa19xy0ydzP1FnZGRc0-wLeJ6VipmEIDcJ_xPJ9zUGOcjY20xQ6gVYsIdDcVoR59Qyp8TRoxSSBQDhtf__4gclm453YrviyRm4ZLZSnNI7Awj6AgAZrTXKE52HCryW7d2Ob6lEwCndckvpYh0qjvh57ujAqhnc5eLDloX64PcdELGUG4aClmniuCQyzsNZBnc3RTvJhOveWHlRF-zDTPYGJhJPQVAMJ2VyiI1-mEEN1bMVGqjMykclM8Dlerc-__OOgFk1TcX2Rmij058In2HcupdNUyOrn0TZm5R18ClmG6Pxa-8TldtDtTtVvKYRAzTxNhMNzISJk_I2yuPG-1ovuIjQWYdW700rfqhsQR8MfcYPBs_CzlzSw4K04CkkZS_fPzxj4_IWBog7VwqZSmUM-NUyEMMOuLAN1X7w21LC2eLqJUk-Srl4nmE4HGhEPmMvi7FPOfRDkPvuDScKPU_LlE6g8SWQQ4X6cxRxBObzM_16IbeVjm8PTuQyG2XLVAQHv4tYH-f-7RxehER_v4LcWUUe1Gq4dljc3PduHruUio6IXe8oPbDp0gOSt8a7m-Bb5Z3iH57JFnFcBmhGR0cTM3QLoB6dl5UprVhh5j5IHznfdqnrrKYI1e4MSzyXRTG1grsFhvEU0aY3tkgyIHdSYpyFqJHX3IWDWji3NxkI9H5uNKxxT9Y0JM5ggNU_1DtO5IOYGkDp079PpNKjnz753YkwW3mzrjSwptI8Bs7WiJcS9bCsU0u4wNDBWDxZUXK-kg1X5K2FQrob472btL5xA0TPZEYXTXhcEp-6y_EZwVtk2tAQ&prev=RQ336789523AD643&p=14&pg=3) * Nokia * Padua * October 16 Fusion Compiler or Innovus, Primetime or equivalent, Calibre, Redhawk Scripting experience in TCL, *Python* report probem [### SoC/FPGA Engineer](/clickout/26b19e9d945c3a79?ql=ql&sig=020b9d8ade391109948929bc7093a0fcc4e7e48b&e=ANxLUlUS4a5A90OWEfmEyMRKkXPwezDuFv7E9lnY3aeqTA4zXNBQG7wa6HTLfu0sDw70bDk0bM2NbXfs-53RJj538IxhCjF1mQ4fK7pfoea0X8yyvbMRfSOODQ3Ox9svsJIphq7feW8IY2JPtuvZV2WWdobv7p6t2KbZ_wzDNAhEaUg6MH2aKef4QkV_EYfE67COse7xkvzK1yDtTvh7enQxwN0-bb_0yjI04yuJCAAMqp5Uw3I6gw6-ghHSj6YbyUFevTmdBx-w4MFWVK_-EADwemowA0Rgp217jw7Fo30mahgHDxBt74o_71i6AnsMKj3WjUCXjCHrvqDsyCBInhns4UpWKsV7gSewZgflHaI8g3hz7DioyiQ83wl_DbNqn-pBWgtVdWm-bFlJPCVdy0FaZMdAiWy3KCllrOu-2Dky6bqtZ-fRJ8-JJ4UQ9YM_2XolpBRflg4QQi0qUUR8QTv_PMhqVP6cHyd2jasrT0w_s1KbccOIQV_OPtXkF_Bt3sSxrioMIsbr_-O6MvOT08rFkaBmNwbNAQA94RAjhYHKGgOgTEh-W_zWo6qRlf4YyNVTPSWMQlL9XuZcMxWdjIucr1HgKJUZIQdW5_Y6OTGchcJ0wtAbAv3Njtwx5fokM6lM16KtDuCASC3B20VTFhF83qWKIIgyVGqawlAA0yIUXBXUEfz14zeDLzBMftUGZUAAA1vzpuyuLG8GhsR1z32-RpudNGv3hezutSKH4FfeTPojtYMVDVf3Ex_zzMy8U4N6DQ07CJsnLAKtIxkPnbtz8QaCo5eWTcRSY233uWAMEH2TCMykUAAcW62UMNLdz9KOvYU8c6TKUEslNOxnqS9jZqMTRUx3SyInf84ya7VEtX7KSEYng5s0nSFT_6_ernlhxf7l1Dszz2qrCOrZjwgX8B0-6ZV-ojrq_UyUg58-TPrNi8Hw4CA10cWOUdHYZyXbq5UrGr74TbDeedSIzvy8fUT2J0Z1LElHJXdDBkJ90fa8m576QtSg36ulRmtmQG_vdnbc7k_1jzo56C4v34lg7WNw8iWwUuz7t6V8tRYkPiYR_G4TKEOZYhxoCdZQx--yQ04yN9pwD9FqqCtNFJD2v5EwS_qQMJuP1M78_28_HLuzm7OWffxTwT9JVIGrVj7iZpJj2S94j5lJT5-DkmOqJXyC_cVq6SIA75_mg_2KnO8p8W3ued4AaKvb_2V3MuW61oUidFO5UcOvDShkhDev5DXJpNd68aPqhD1tvKXI7J8IOPxLsmny_lRYmS6jU95Zb3QRowoIa6l_RAKxYgOI5hsrF_trx_JW-TZfbsG9Whz5kVgZ2OCRNg65ENp8i5ZR2dHrYnYIFVC-5q85479OE9gE0NcwaL3ofFX5MKP25kwV80NP-McGhNyVuBPWqc5CS8hgBg&prev=RQ336789523AD643&p=15&pg=3) * Nokia * Vicenza * October 16 access to toolchains (Synopsys, Mentor, Cadence) Proficiency in VHDL, Verilog, SystemVerilog; TCL and *Python* report probem [### SoC Physical Design Engineer](/clickout/2df7b05ba58b80ae?ql=ql&sig=c518493432d487da8af7d74748861b36dc6fcff9&e=K3f-PIMQ4mTODihiSr_V3oHR0Zi-4r4cxK75cFK--XjQxZi0LqSVO70Vai9-Suxl1LbtteZ-IyhX0D25BbeP11--dbh2_NngWZ3lsrex6WwQ7b0c79Ffw-EgsvRs2UTQCnDSCPyV86bEsqNK_vc7mxDfFqMEvdrJhHDVxqD0O3h1QilogqKbAIBoi2PN2kMrdg81PzwDCJaUAonRRMP0tq__egAeciGepp8_PHuosu27XT70omes6midOvhDO7EqjYr14LpL6PKrT5G8YWjOvHBn5h9Ti5p1PiB9WsK1O8W3Ec-hrzRVVjlRDKl7WRJ0w-llus3cHSZB7YMd7tYZcLYJAukUBsyAVKbQ442xo2lWDtSSKp0qovMCFMzNuqJO2_rDORO_ywp4kkxQE8qQEOgnwCJUYIZx6ey0Y6PZdTDlXn-SGaaOqJNQdwIDoMK1c9owH6mwl3QmFY-j2cZM1WwMRYHKw2k53nD05_t06PfRXkwEEKxd9wBeDZq5f1kNU8MZzxpGt880tu-RNEEfAKCPkbBXyoWp0tHx1nfRotGL10Me-StmleyFiv0TzXgBpxyldz40YVieP4PkgsGLjWYnE2rrNMcOmv5QhVGhxZhMiDSQTy4cioPP6cecE3JXTp51lYfjDEJlZL_wvVkLcV518ThaN8v95PDagVjrYX34agdNDoSpxSfiw4ywRkHq18iJqUbj9jHbnQ3_01xnC9VCRlZVXMfciPTHGrawbcYT-gsk5_Bw5E3XuRrDWTDbiCCjLT-p3VBWLgfHoMlMzMnb1KbiZ5Z60IpvGe7Rv49IrtgPFjm5vNHlMvDTxaHcxgSZuyMoC9jvPehUhM0anO4chDfV97LwjnfwnAzL-OAbPOt5av8OyPimmWlPjWPOD-v9vT3h1tmAByNu5Vga1MHBmUL-pMie6qmMJ_4ThWycbe6QuUU5YH_ttm0vobjElK1b9icIlBhQ5dTEfur7bHCuQmKgEfrufBKesd3cuUg21NLWKCLjDFJPQdxF_pjIMoTEK1APoHHjtmcZyB-H9EnZ5vZoHRB5cCKFKBJImDzUBUoVING1tn0nUtgThepy68BNA-HVxwTgk9TVW0hpsKFhgKI6hncyX-S9islkqEXMzEdlm1d41N5aP-Qtu3Z5Z75W5kLS0KscHBoK_TrytQ4YX40QxPO1Oe06LuLYSzg2ktc5hhtrC_S7rg7f6kqP9yCdxPULkKRxRg97SAuwvnSGvITzTvKw4MRa7JyZ9uURt2R-u75tbg_dUZyREON6NPInRXFPDINaqmyUD7w6OeWVHrRHdtaIPD2rdYCUqdPbKG46yk926xi_fwHA5Dd_ZZzo6cFgUKNs6ZovSGIWhgIbR6czOOG4l6cRX9u4EyY3MoLnJ070QbRtgYEx9EZZnvVrIkWJTa1yRtYG242J7A&prev=RQ336789523AD643&p=16&pg=3) * Nokia * Vicenza * October 16 Fusion Compiler or Innovus, Primetime or equivalent, Calibre, Redhawk Scripting experience in TCL, *Python* report probem [### SoC/FPGA Engineer](/clickout/581f7d066bcc9f9b?ql=ql&sig=23b6a52da5d057cde5058737ede7fd6375ff9cd7&e=QI4T-rP38uCWYiaD-NBCaXTGgA4X_Xg_zpiMXFnNo_Qtw8xYsROUH_40lOhMyLjVnzhuOzOts4LAHP1w0L3ZIDmXQqmvZELmvGDwt1KmsUHgmywU6pn5qEKnqPjf7tZEN-nx2pgxtpq_eO0dsG8311jGzLuLaX0S8YnaWETkDiBYrnqMEm8-53TbeabXXP5UYZAi6FxHyvwytIgNTk_mKXlzg0FfoNT3fzDvrrhZT-2CTioeBU4nVOhwdrkdpbbgtPtLHFaDFmozMqBr3N7MQFczqkUXgljw50Uv9ZixxaJbVLYhQ0aP8hM1YIC-Lc7_jXXb1AOlCjNbBsoS8eCt5SnPF3HBGXIJ9BxgqM6I_ZBnaEXjB9hTAJkaxht04Aoumq0mwxCRzsqn2sYvEDxUjb-USyGoUcz4o2p_0ZLRsjZ047wK6Oy-rUS-bHJA6nJ05m9Eab_LB7F2l6ECWLGTi-_Jrh6Z7HDm2sXuUdwOR2F8l53ZnwPedy9aG8Y0F_OIYnl3bGIoqvWcnRYTLNS7gPveX-0EA1RCIXemwkqRkqzyZQ2MhkVbZNe5gUS2l0mMFnYJ4TsCBgH8os3tO2TChtoVjVq5iOEoTFnixJ5vZoP4Hsc6UWdl6oErQUWq0B_3RXCSm1fxt2ukqQwU93Vq98i_l1j8CLjdcgtyXLr_QOTdGGcavSwMjrv35e3h95cOl1Y_vknP6VVUDQW01JrT2zhKSy84aVtWyxyshSGlz08yUmuQoU0GZNMm4ljR98wrUFroYRSKKTERGjRM7AChn1Ygc-nG7G_TABRHzTNVJ_e8m07hpdL6k_5QO22j838mqLoDbjSWHXNe-0AuP9oVSvuaY60s9C21qhn3Dgn80TYYil9iO1RnSozA2raTWOP88srT7fF2aQwLdwrPz0lVBxkrbKE5MW0ykaiJ3T810litUpSL1SJcAVmtouSfDfy9jlnqwAFuEAC_BqO4Ou5XeX28whNlnyhrIdeBX73HsmyYU0zZYlOgjxZ-uOSIrFv15NL_Y10EbC8aZP7vgtSngFHT6_DAI8F9LycqeI_3nnFethe0jnjcmAGs-9tVIVTRQO_iq87eKRlWMJkntCuoPQ5O19YvRya0FZ0DY3f0WTeNZ2S9gp13cXiyga-OJrmr9V13nziz--Wajrho-17GiZ8PyvdHJTxj2YCJL7CeOKofgx_8f8RU57DT-ACmQg_yPtT_-iJ0e81fDmWoh1NYjrBK4P3dKSrBJeyZsyqtYFyKGKyND-d_c1HuY00MqxY21P7w0UMfL9LfvOfya2KeCM3U9QT6LHS5juiht82L7lmuB5k1-9KHi2r7OVUTzorhjznHSNHL4vJrJniLGTPzC5CY-zki9CCn3Ft6FWAuBgsrRs-wR-xrOrmdOpPIJrMlppUCLZZ5jA&prev=RQ336789523AD643&p=17&pg=3) * Nokia * Treviso * October 16 access to toolchains (Synopsys, Mentor, Cadence) Proficiency in VHDL, Verilog, SystemVerilog; TCL and *Python* report probem [### SoC Physical Design Engineer](/clickout/9d7844d4b46b344a?ql=ql&sig=c97cfaf8fe5a61fb6fbeb2d85c92b9171983dc8f&e=jfxo6MIcDwEy_gV0YVMZDFAPkeL4GbVg_fvFCmcQ9vszqybyB8YORrbowCZKu8zPjzj21nMg_4vwwibQEUtIjue4gSvZWmn_Ly2Apmi_dxU_ttKCKGLglx6wDGpPDbOShnbjlOJ0rTgXM6eJPK6IJ8Y9KvoPQ9kY6X5TWpD0JYxwpkeTvhwy1fZfS4lGSSWGF0fi5Jm-L6yoEMaT-os5RVyPxoAsnuzVlAT07WadsZ-9HJ0zc-qlLm1THdKGooCIPEAlF4vwAOI2Kdl6lvuBJrNIKNSKKbIiHm9JEfcrRpwKe-wBLk-jWRiu4X_oqjL5at64WpgSj5NcIlT-2B5yR9dN15GVn2LQIb0UzHVhG-e2JIq8D4uic1nhagMzcjz0zlV3EmKoj0c7JWRgGXdOZxWK49jBqeAT241NHcKUCNSWsnLANSE9A064gOm7n4FYd_A8mOfEIco5prB_ZUev1lIiDZk7nxhB06Py4WBvEik2bvfu53Xj_QuRdMzaKqxX33eTUgKJfjCIR__wHYMzAgBKn8qwpeJob_U2CQK4slKQtfpsq4gE6n8YbDGMz6thSijasEJD7AHt2hNXzQ_37kYK_Ohd3cT63jYZNqwxhaiME9ZIdatGaoxtLoPpxFrzER-8_BE-F4o8O96oVeMIMR3tc2GlbUJaWyQeoYYv8HQK5UL0aoUSYLiYTCnvZtmVJSvoQx3gXPoCetk-AeuoUd66HSDBTZtcXV02JgJjAgcELYb4v7Gy69atUN3xXbhsxULvS88lqMS07aQ4ysjgMVLE_Qz03xZOscfTYVEKa_YrvBxkmzA4qVS2PJ5WXfENNiL16sxraw4wUbXpBzVBckPQrNMS_tKViy_74N_X3dQhkLhnWSFPi_WYJcW3PgwTw1-vb_WDSaGgKd3VapjKf6sH90AG-1nHYd1pf2HOEjkx5jfTntOQZ-8F35LFJX1A8UAKRR2ydYCVSQtJBfebiGSOe-bxIEg2c0kBdKCYAR1IwdLQJiq9suDNBg4EbPHlC0VRmg5_mwXrl0NxRUbPAYq1Qa_6TOm7BmHJSaNUBB_p6u7ESiJdcLi_fTOyDU-VQWPc0g14ag0ijkB6d7FZRBxUmqNjN5IEroIW24fDRCLiZN46ntg8rR9D8I0F1VTJbJRJ4HUhQndVFqnuYiJMvh6v4ACHPvj1xfhmidlFrD2kgjNqfG9lFY56RyUIv4lWS8EOaqxWev1Pp3ct82whqvuzMfVjrAjPRBHtgbUK1zNrjvwiuCV3Ige0rccqAu7IJ4lZE_mlXhEVHEN4VVnJTTujsq7LSsfsiTMnGkOS97coEh6VPN_R-rKqxRIZ5BWxtal3TSjUkfiZTrRasUm3j-mO1OB9-xxKHMH0CNoBFgDhn3tCNH0zkTCN7D0YZ4Mnv-FkmkusN5wPWTvqIOeAiA&prev=RQ336789523AD643&p=18&pg=3) * Nokia * Treviso * October 16 Fusion Compiler or Innovus, Primetime or equivalent, Calibre, Redhawk Scripting experience in TCL, *Python* report probem [### Senior Cloud Infrastructure And Network Operations Solutions Architect](/clickout_alt/30d1fd59c956bea0?ql=ql&sig=ef21055d2ffaa8d10f4eca5102e0307b7258ed04&e=FTMk99Lj5IhjdWroUbF0KThExzYqQxxs0ToPTN8wJlRndkEJy3Ghq1-zXwOGUs4ntA8pfQGpwR5kDZENUReavPYf4Ut0PnxNffDlq5hvlT7OxTM6YI6oKi8bz_CZH5l6u0pcho5M6CVt4btO5pqR8b_VJsK7UWUQiiuGZPYMrsQnbiqpEC2y1qR4SsVf-_KhE7rQYC9yWhDCwAnLFYX-OD8sAGaXwgBE667HZI7Ggsr6O9-62AZV3o1CJ21W38GlM8SZm2PkbR0_dW8ETRgz-oSCuJgiHidktjJFbmlCXmcFyaR1b3Yov1VC6kJCC20wtTYd56ZyhCzDsY-pKnp5amzt_3QIlavDZ1lAu1EFYzjnXPRa4eUOGhNBV9tuX8dRfRcK4gRv39m90NherxVRqZScDUu4Fzq6mC_UNsTjEzIyCQ2EyzjqnaUqSiNgfACGzBB4Ewd3tDwFxwYmw7r-2TXlavfdNT7pCK7H21ai1l1035LLqwRc8wZvPSHk75QPT_yDyP8tADE7Xw4OXfiYqDhhfwyFi5-5f0tn4tbKgBbI8QIQ5ncsba7mnVWKCSKwRcKFomPmUn_D7JrrHkEhTXBTd_04-6Ifi6PY591Tggi7Q0qCEz-iPefEnRjmDtiDcAbHh1ELhp8xAxk-9RoTOkwT9g1YtEkdU7xWsIW1tC2pgPLNnM0DXlR49HT3T03r-dBqsld1BN71aYfO2VbF50Pt7JooKGvbuYBHvnhevOanzoWW91MhDJVeSfqNKJ9vmVEekPxoz3sZYSQGWoc0MlyP1EHEln4SoCxlbBgEtHkRgPjzKd2wwmh5PeMQoR_0xbPFQbzEAmen4oUCIg1Wzb-0K6IxF1BDNwmuQzfVAXXcGFPZOjxxEKZdkGz-AN7g8dW_fbTJM0TYG19BfPCC9rViHM1uaOxURbDcYdO2NCxsJCp9MZZHYj2hNdRr3H8mlx9r3Cd7pqgzSPJiZ2Je4QRfT-AMTDxOOR200CcmhnbM72HCIRK8vciaUcxSvI8zlxmXj6s-RAAiIhNzYAdLcAjgALnoEML1za4-8vy54LBPbfeFVnWiqXRUK0g1cF_X1EapB-26duSDOQYbOKsZPjUmDF53PdHhQkef8YTWcknM2ZxUY5HU0hGDa8W1HJ3CHYudwx_K6j_w4rKRSblryn5o7YfhHYqRajvT0GErlKcVjw1B6XkQyab-G-r7m3rQowKPgRgiFxtHRNOOuEfzbOks6ciXMpboi4BhfP4p2Qwj4B2rRxifIqTzC0VU_8wnQr8IXr5IRdg7lBozYpAU2EO-PXbEgj9_HrFXTTk3eDb1L267qcq3ievEX1ppA8DNAq8x8FEWk3ilPc8yX7NUxBUGpKUy0douJE8olOQ2Xk3LBL-hd9BZKWDnBr0&prev=RQ336789523AD643&p=19&pg=3) * Nvidia * Rovigo * October 10 Ubuntu), switch OS internals, security, and HPC/AI traffic patterns Automation and Observability skills: *Python* report probem [### Senior Staff Engineer Analog Mixed-Signal Design (f/m/div)](/clickout/a6b226af43409a1f?ql=ql&sig=de3ebf2102dbdefe2866108cdfa179f76c845fac&e=TIeLkuc7nlxGA6m8RXYS8cxyFNFv4UGp0Kx6P7B9FNhgheMxbSxuUEMwO2kHDx6uKqxkbDtf4Os3Ly786nZJ5RcTtpwEh_cdVkfzNd47vAcLXyY9YawYrt9TXvXorS-Y3g_VoVhENQ-W0hCDsRvIH84Qhu8O94oapxw7V2OtfeBd45wr_56DXvWjZQJO8uG7nJ-piDJaiWHifW-Bo8UNAaLJ6aOmTn595tovHU8ws-OpzqCHW0-_mR7Q1W12wfPl1V9zJk6SKub-dnan7SJGzxfMMxOioULqmNfI8zq9pkkmzyudaybl3-Rdw7y63Owe8I4CdE7phdoEhAxy4AlCkaYqYMwDGTEBBXNV3x8UJk-xWH57h3kz9R4348ay2RS1yk2WdImRpm1UeLduW-WxWmn9jk81hlEs-TH56sCEFALXeDWa4D7NNiWhcyfr1vhr5jRbMXWvgCBZ4bcJkPge-h1TEm10dvZrDgG_xMpbcXNr8x3Z5Qad9C2nBdk5-xV5bX2wu5Due6ejjCohZJ6Xx22llSlRTXZZL1EJR0gFziCymo52s3X0LPDf-ssolE2Ihqf5oKPikwKC2-oa0B4Hj2Pss8YB3iG66jEcIely_mmBD-WANgOx8-f922eEw-qtGSRqCFKOfxqCTOr6nNfS85GJzPmNQzbtDiYMv9iwCkmS3zNMSg59VAngIiLJaFdIMoMeglw049UEHJOCFW6YxtBXDWUgzYCeGHgcsota3UA7BmIfEOkLqvkaAL-XciT6-VI5KxMPJcgXi7GSy5J9HLgn2fQG2jXAskrIYsl42C5JOZo6lNy1xKq372oWWFBHOR78UwhAyHUUP1JqxmBYuukCCgVUYts0_s0-iv1A3jUWaqogeFKUxDCxVzXmuwGXReY5fWs6dG83GrcSJ-r7qdnGuhnJ3lsYupsuL_iD-1luYTtF1DNfF8PmnUtG9wuE7XRwvk50il35OORiTWCP0k2kkmBkLfqsGobw4BlzYhNKflqHplWmhqJSZbCrOHGwcfjtKAZP4vt6Zb9S0t78Sq8iNCR8K1AxsYr9gL4GryU099c7mlP0cGZm-fFK2CYJFxp5tRk3uhHchqUP2yOAcxdsVcxleiZQ-yNFfzz0sDhBGY8mLUrhfM0uLRgZcLMoE5n93-OMAFfC978Xp_pBPLqVsaadmNPopkIl_X52y-VsPZUTUbUYpZZLZRWEGnJ1ETuvLr3DtUiVicAnonUwaEGHujWJEJXBNXa9Jo12WhWdUG08UXb0WytdN-SdUah4aH2UDLujWBVrRRCfFauaGr9GVZfWAC2GyVkNWr2v7HqipTEdFinOUuMeu83Nh6dri1tmuyrOsnVIABuIsFPsJF8S-Zgxn6oeuO0s8yRtAUmwHNJg44yo1k8s7kbYmX6MzfaHwIJ0-e07bk8Bjc2S66DBqyF8CIGDX08cDKlWb7KtGnWti8keV9E-nC5vNX63ScifpjOoj56bz1qd&prev=RQ336789523AD643&p=20&pg=3) * Infineon Technologies * Padua * September 23 custom IC design flow, and experience with advanced CMOS process nodes (e.g., 130nm–12nm)Skills in *Python* ... characterization and debugDevelop behavioral and architectural models of ADC and mixed-signal blocks using *Python* report probem Email me future jobs like these → Email me future jobs like these: OK * [«](/in/veneto/python?page=2) * [1](/in/veneto/python) * [2](/in/veneto/python?page=2) * 3 * [4](/in/veneto/python?page=4) * [5](/in/veneto/python?page=5) * [»](/in/veneto/python?page=4) [next page](/in/veneto/python?page=4) * [«](/in/veneto/python?page=2) * [1](/in/veneto/python) * [2](/in/veneto/python?page=2) * 3 * [4](/in/veneto/python?page=4) * [5](/in/veneto/python?page=5) * [»](/in/veneto/python?page=4) ### Veneto [Veneto on Wikipedia](https://en.wikipedia.org/wiki/Veneto) ![Map of Veneto](/public/img/maps/states/it.veneto.svg "Veneto") #### python in Cities... * 15 ![Treviso](/public/img/coa/it.treviso.png "Coat of arms of Treviso") [Treviso](/in/treviso/python "English jobs in Treviso") * 15 ![Venice](/public/img/coa/it.venezia.png "Coat of arms of Venice") [Venice](/in/venezia/python "English jobs in Venice") * 12 ![Padua](/public/img/coa/it.padova.png "Coat of arms of Padua") [Padua](/in/padova/python "English jobs in Padua") * 9 ![Verona](/public/img/coa/it.verona.png "Coat of arms of Verona") [Verona](/in/verona/python "English jobs in Verona") * 9 ![Vicenza](/public/img/coa/it.vicenza.png "Coat of arms of Vicenza") [Vicenza](/in/vicenza/python "English jobs in Vicenza") #### python in Regions... * 442 ![Lombardy](/public/img/coa/it.lombardia.png "Coat of arms of Lombardy") [Lombardy](/in/lombardia/python "English jobs in Lombardy") * 132 ![Emilia-Romagna](/public/img/coa/it.emilia-romagna.png "Coat of arms of Emilia-Romagna") [Emilia-Romagna](/in/emilia-romagna/python "English jobs in Emilia-Romagna") * 118 ![Lazio](/public/img/coa/it.lazio.png "Coat of arms of Lazio") [Lazio](/in/lazio/python "English jobs in Lazio") * 93 ![Piedmont](/public/img/coa/it.piemonte.png "Coat of arms of Piedmont") [Piedmont](/in/piemonte/python "English jobs in Piedmont") * 87 ![Tuscany](/public/img/coa/it.toscana.png "Coat of arms of Tuscany") [Tuscany](/in/toscana/python "English jobs in Tuscany") * 85 ![Campania](/public/img/coa/it.campania.png "Coat of arms of Campania") [Campania](/in/campania/python "English jobs in Campania") * 54 ![Abruzzo](/public/img/coa/it.abruzzo.png "Coat of arms of Abruzzo") [Abruzzo](/in/abruzzo/python "English jobs in Abruzzo") * 47 ![Apulia](/public/img/coa/it.apulia.png "Coat of arms of Apulia") [Apulia](/in/apulia/python "English jobs in Apulia") * 38 ![Friuli–Venezia Giulia](/public/img/coa/it.friuli-venezia-giulia.png "Coat of arms of Friuli–Venezia Giulia") [Friuli–Venezia Giulia](/in/friuli-venezia-giulia/python "English jobs in Friuli–Venezia Giulia") * 38 ![Liguria](/public/img/coa/it.liguria.png "Coat of arms of Liguria") [Liguria](/in/liguria/python "English jobs in Liguria") * 35 ![Umbria](/public/img/coa/it.umbria.png "Coat of arms of Umbria") [Umbria](/in/umbria/python "English jobs in Umbria") * 31 ![Trentino-South Tyrol](/public/img/coa/it.trentino-alto-adige.png "Coat of arms of Trentino-South Tyrol") [Trentino-South Tyrol](/in/trentino-alto-adige/python "English jobs in Trentino-South Tyrol") * 28 ![Sardinia](/public/img/coa/it.sardegna.png "Coat of arms of Sardinia") [Sardinia](/in/sardegna/python "English jobs in Sardinia") * 25 ![Sicily](/public/img/coa/it.sicily.png "Coat of arms of Sicily") [Sicily](/in/sicily/python "English jobs in Sicily") * 20 ![Marche](/public/img/coa/it.marche.png "Coat of arms of Marche") [Marche](/in/marche/python "English jobs in Marche") * 11 ![Calabria](/public/img/coa/it.calabria.png "Coat of arms of Calabria") [Calabria](/in/calabria/python "English jobs in Calabria") ## Select languages you speak Save & Close Cancel IN OTHER COUNTRIES * [Austria](https://englishjobsearch.at) * [Belgium](https://englishjobs.be) * [Switzerland](https://englishjobsearch.ch) * [Czech Republic](https://englishjobs.cz) * [Germany](https://englishjobs.de) * [Denmark](https://englishjobs.dk) * [Spain](https://englishjobs.es) * [Finland](https://englishjobs.fi) * [France](https://englishjobs.fr) * [Hungary](https://englishjobs.hu) * [Luxembourg](https://englishjobs.lu) * [Netherlands](https://englishjobsearch.nl) * [Norway](https://englishjobs.no) * [Poland](https://englishjobs.pl) * [Portugal](https://englishjobs.pt) * [Romania](https://englishjobs.ro) * [Sweden](https://englishjobsearch.se) ABOUT * [FAQ](/faq) * [For Employers](https://englishjobs.com) * [Terms and Conditions](/terms) * [Privacy Statement](/privacy) * [Cookies](/cookies) * [Legal Notice](/impressum) * [Sitemap](/sitemap) * [llms.txt](/llms.txt) englishjobs.it englishjobs.it is a website created to facilitate English-speaking professionals finding suitable job offers in Italy.